|
|
|
Sr. Verification Engineer
|
|
| From:
Michael Anderson at: manderson@sigmatel.com
2005-08-08
|
|
SUMMARY:
The successful candidate will become a member of a highly skilled SOC verification team, working in a fast-paced and rewarding environment to prove out the pre-silicon correctness of Sigmatel consumer audio designs using a variety of verification methods and technologies. The proven ability and passion to create, evaluate, debug, and improve a verification process is essential for this position.
FUNCTIONS / DUTIES / RESPONSIBILITIES:
You will work closely with talented design and verification engineers to prove out the pre-silicon correctness of Sigmatel consumer audio designs using constrained-random and assertion-based verification methods and technologies. You will develop block and system-level test benches and verification environments using Verilog, SystemVerilog, C/C++, Vera, and Specman/E. Designs may include DSP and ARM cores, filter elements, D2A/A2D converters, state machines, and bus interface units. You may also participate in post-silicon bring-up and validation. The proven ability and passion to create, evaluate, debug, and improve a verification process is essential for this position.
REQUIRED EDUCATION / SKILLS / EXPERIENCE:
BSEE, BSCS, BSCE, or equivalent
5+ years of industry experience
3+ years of experience on SOC verification teams
Experience in the use of Verilog and constrained-random techniques in verification environments is required. Experience running gate-level simulations is required.
DESIRED EDUCTION / SKILLS / EXPERIENCE:
Experience in the use of Vera, C/C++, and/or Specman/E is strongly preferred.
Experience using object-oriented languages is strongly preferred
Experience using assertion-based verification is strongly preferred
--硅谷信息 www.yaoyaoyao.com--
|
|